Andrew — Circuitry Testing Intern
Andrew
Industries Served
Eligibility
Work History on Automate America
Documents on File
Programming Skills 1
Achievements
2
Tenure

Profile
About Me
Software Competencies 1

Professional Competencies 4
Applications 2
Work Experience2

Circuitry Testing Intern Jun 2017- Sep 2017 Amfor Electronics Build Cables, wire harness assemblies, run Continuity Testing, Soldering. Crimping, Heat Shrinking, devices assembling and Electrical Assemblies. Employee Worker Portland, OR
April 2013 - Sep 2013 Leatherman Manufacture MultiTools and maintain a variable task throughout assembly belt in a fast faced work Responsible for the quality and quantity in the packaging department. Projects: - Design and Build a Digital Stopwatch via Verilog Designed and built a Digital Stopwatch, using Verilog HDL to program on Quartus Prime software. The project is about taking the internal FPGA clock and delay it down to an output of 1Hz (1 second) to run the 2 seven-segments, also having 2 debounced push button for Start/Stop and Reset/Clear. - Design and build Voltage Control Oscillator (VCO) and Phase Lock Loop (PLL). Designed and built a transformer for the VCO, whose oscillating frequency is controlled by a voltage input. Then, looping the signal output with a phase Detector and a low-pass filter to produce a PLL. - Using ARM Assembly Language, design a sequence of LEDs blinking. Also, design a push button IRQ Interrupt to stop the blinking LEDs and a Timer Interrupt to run the LEDs. Using Code Composer Studio to program in ARM Assembly language, building a sequence of LEDs blinking on a BeagleBone Black FPGA, then apply IRQ Button Interrupt to control the sequence - Design and build a Maze game on an 8x8 LED Matrix Using EagleCad to design a schematic and PCB board layout for the project, and using Atmel Studio to program the project in C. Also, get to know more about project planning, soldering surface mount components, learn to use Github, EagleCad, - Using Design Compiler to set design constraint and optimization constraints on a given asynchronous FIFO. Then, verify the functionalities of the design pre- and post-optimization
Education / Training / Certificates1

Portland Community College - Associate of Science Sep 2011 - Jun 2015
Related professionals
- NormanTechnical Support Specialist · Beaverton, Oregon
- RonProject Manager · Hillsboro, Oregon
- CodySenor Project Engineer · Bend, Oregon
- VidyutControls Engineer · Beaverton, Oregon
- JonathanControls Engineer · Central Point, OR
- MakaraTest Engineer · portland, oregon
- GingerPLC Programmer · Dallas, Oregon
- RobertControls Engineer · Beaverton, Oregon


